1 / 40

ATM Switch Design

ATM Switch Design. Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University http://www.anspag.monash.edu.au/~pbranch/masters.ppt. ATM Switching Outline. Switching terms and requirements Switch Architectures cross bar, multiple bus, multistage

Download Presentation

ATM Switch Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University http://www.anspag.monash.edu.au/~pbranch/masters.ppt

  2. ATM Switching Outline • Switching terms and requirements • Switch Architectures • cross bar, multiple bus, multistage • routing in multistage switches • Buffering schemes in switches • Buffer management • Performance Measures

  3. ATM Switching Terms • Switching • Switching Element • Switching Fabric • Switching System

  4. ATM Switch Requirements • Flexible switching rates • Broadcast and Multicast • Low cell loss probability • Cell Sequence integrity. • High speed switching. • Cell header processing. • VPI/VCI translation

  5. Switch types • Workgroup switches • Campus switches • Core switches

  6. Types of Switching Backplane • Blocking • Routing Conflicts • Cells are lost if no internal buffers. • Cells are stored in a queue if there are internal buffers. • Non-blocking • No internal blocking. • Buffers at the inputs and/or outputs.

  7. ATM Switch Architectures • Crossbar • Most campus switches • Multiple Bus • Most workgroup switches • Multistage • Most core switches

  8. Crossbar • Best performance • Very expensive for large switches • Cost increases as where NXN is the switch size.

  9. Multiple Bus • Lowest cost • Poor scalability • Poor performance due to bus contention Inputs Busses Outputs

  10. Multistage Switches • Interconnection of a number of crossbar switching elements. • Single path or multiple path. • Buffers required to store packets. • Very cost effective. • Highly scalable.

  11. Multistage Switching Fabric

  12. Routing in Multistage Switches • Self routing using destination tags • Internal routing conflicts may • reduce the throughput, • increase the delay and • increase the cell loss in a switch.

  13. Self-Routing Principle • VPI/VCI translation only at the input of the switching network • Cell extended by a switching network internal header • Cell header extension requires increased internal speed. • Suitable for large multistage networks

  14. Self-routing (contd.)

  15. Self Routing: Example

  16. Multicast with Self-Routing

  17. Tree Saturation • Hot spot traffic • A lot of traffic may be directed to a particular output. • Tree saturation reduces the performance of the switch • Saturated tree blocks traffic to other (non hot) outputs as well.

  18. Contention in a Multi-stage Switch

  19. Batcher-Banyan Switch • A Banyan network has no internal conflict if cells are arranged in ascending or descending order of output destination. • A Batcher network is used to sort cells in ascending order.

  20. Batcher-Banyan (contd.)

  21. Table-controlled VPI/VCI translation • VPI/VCI translation at each switching element. • Cell length need not be altered. • Table contents are updated during connection set-up.

  22. Table-controlled (contd.)

  23. Buffering in Switches • Buffers store the cells that lose routing conflicts. • Location of buffers: • Internally, Externally • Input, Output, Shared, Crosspoint

  24. Input Buffered Switch

  25. Input Buffers • Head of line blocking reduces throughput • Inefficient utilisation of buffer space • Simple buffer management

  26. Head-of-Line Blocking

  27. Output Buffered Switch

  28. Output Buffers • No head of line blocking • Inefficient utilisation of buffer space • Requires expensive high speed buffers

  29. Shared Buffer

  30. Shared Buffer • High buffer utilisation. • Needs least amount of buffer space. • Buffer hogging with non uniform traffic. • Complex buffer management strategy. • Needs expensive high speed buffers.

  31. Crosspoint Buffer

  32. Crosspoint Buffer • Combines the advantages of input and output buffers • Inefficient utilisation of buffer space • Simple buffer management

  33. Buffer Size Requirements • Buffer sizes for average load of 85% at each input and a permissible cell loss probability of 10-9

  34. Buffer Management • Queuing • How to organise buffered cells • Scheduling • When and in what order to service queues

  35. Buffer Management • Which cell to transmit next? • Arbitration strategies based on • Random • fairness • minimise cell loss • minimise cell delay variation

  36. Arbitration Strategies • State dependent: • Longest queue served first • Lengths of buffers have to be compared • Delay dependent: • Queue having the maximum delay served first • Overhead in storing order of arrival information

  37. Buffer Queuing Policies • First in - First out (FIFO) • Strict Priority • Fair Queueing (Per VC queueing) • Weighted Round Robin • Weighted Fair Queuing

  38. Performance Measures • Throughput: Number of cells switched per unit time. • Cell loss probability: Loss from routing conflicts or insufficient capacity • Cell delay: Delay inside switch. • Switching delay: fixed • Queueing delay: variable • jitter: Cell delay variation.

  39. Conclusion • Switching terms and requirements • Switch architectures • Multistage switches • self routing • Batcher-Banyan switch • Buffering schemes • Input, output, shared, crosspoint • Output buffer management • Performance measures

  40. Questions • An ATM switch is functioning normally, until a video server and video client are connected to it. When the video is played back from the server through the switch, other (low bandwidth) applications using the switch fail. The video delivered is jerky. What are some possible explanations for this?

More Related