1 / 12

CAD and Design Tools for On-Chip Networks

Research Challenges. Network synthesis' interface with system-level constraints and designHybrid custom and synthesized tool flowDesign validationImpact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical)End-user feedback design toolchainDynamic reconfigurable netwo

lionel
Download Presentation

CAD and Design Tools for On-Chip Networks

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


    1. CAD and Design Tools for On-Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,

    2. Research Challenges Network synthesis’ interface with system-level constraints and design Hybrid custom and synthesized tool flow Design validation Impact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical) End-user feedback design toolchain Dynamic reconfigurable network tools Beyond simulation

More Related