'Capacitance 2d' presentation slideshows

On-Chip Interconnect Trend and Design Optimization

On-Chip Interconnect Trend and Design Optimization. Chung-Kuan Cheng UC San Diego, La Jolla, CA. Outlines. Global Interconnect Technologies RC Trees and Transmission Lines Prefix Adder Synthesis Modeling FPGA Interconnect Architecture Modeling Interconnect Architecture

1.12k views • 84 slides