1 / 6

workshop was held on May 13 and 14. targeted at students of 4th year and above and faculty.

workshop was held on May 13 and 14. targeted at students of 4th year and above and faculty. 90 delegates attended the workshop. 24 were faculty and 62 were students. Proposal for SSVR sent in Apr 2005 for $1500 SSVR approved for $550

ada
Download Presentation

workshop was held on May 13 and 14. targeted at students of 4th year and above and faculty.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Gujarat Section • workshop was held on May 13 and 14. • targeted at students of 4th year and above and faculty. • 90 delegates attended the workshop. • 24 were faculty and • 62 were students

  2. Gujarat Section • Proposal for SSVR sent in Apr 2005 for $1500 • SSVR approved for $550 • Balance fund was generated through registration and other local resources.

  3. Gujarat Section • THEME OF THE WORKSHOP • There were two parallel themes - Analog and Mixed Signal Design - 52 delegates - Testing and Formal Verification - 38 delegates

  4. Gujarat Section • Analog and Mixed Signal Design • Design considerations for CMOS amplifiers • Current research in D-to-A Converters • Continuous Time Filter Design • Current Issues in Mixed-signal Design • Current-mode Analog Design • Substrate Noise Analysis for Mixed-Signal SOCs • ΣΔ A-to-D Converters

  5. Gujarat Section • Testing and Formal Verification • Introduction to Formal Verification • Mathematical Logic Model Checking • Process Calculi for Concurrent Systems • Formal Verification using the IITD -Concurrency • Workbench • Testing of Digital System-on-Chip,SoC • Formal Verification in Industry • Recent developments in Design-for-Test

  6. Gujarat Section • A panel discussion towards the end of the Workshop discussed various issues pertaining to the Education and research scenario in the country. • The panel was of the view that fundamentals needed to be stressed upon even further in the curricula at present adopted in different colleges in the country.

More Related