30 likes | 193 Views
Potential applications Ultra-Wide Band radio-receivers Wireless Personal Area Networks, Wireless Body Area Networks,… Energy-constrained portable devices Multi-rate reconfigurable systems Challenges High speed and large signal bandwidth Low power Power/performance configurability
E N D
Potential applications Ultra-Wide Bandradio-receivers Wireless Personal Area Networks, Wireless Body Area Networks,… Energy-constrained portable devices Multi-rate reconfigurable systems Challenges High speedandlarge signal bandwidth Low power Power/performance configurability Exploit dynamic structures Our approach ImproveFlash ADC architecture UNIVERSITÀ DI PISA A 10.6mW/0.8pJ Power-Scalable 1GS/s 4b ADCin 0.18µm CMOS with 5.8GHz ERBW
The proposed flash ADC architecture • Adoptdynamic comparators with built-in thresholds • Power scales linearly with sample rate • Remove unessential power-hungry blocks • Preamplifiers • (low) resistive ladder for reference generation • Digital calibration • enable trip-point tuning • mitigate device mismatch
Performance summary • Power scaling with fsample: 500MS/s 5.2mW (0.73pJ) VDD=1.7V, 200MS/s 2mW (0.67pJ)