1 / 7

Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική!

EU-required translation to Greek. Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική!. Christos Kozyrakis Stanford University. http://csl.stanford.edu/~christos. Panel at ISCA – June 2010. What is Microarchicture?. Energy, manufacturability, reliability, new memory &

lorrainem
Download Presentation

Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική!

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EU-required translation to Greek Η Μικροαρχιτεκτονική Πέθανε. Ζήτω η Μικροαρχιτεκτονική! Christos Kozyrakis Stanford University http://csl.stanford.edu/~christos Panel at ISCA – June 2010

  2. What is Microarchicture? Energy, manufacturability, reliability, new memory & communication tech, … New apps (physics, graphics, AI/ML,…), new use cases (mobile, cloud, …),, security, parallelism, programmability, … Architecture Design Microarchitecture Pipelining, branch prediction, OOO logic,… Will change radically along with arch & design!

  3. Business as Usual? Not an Option! [Azizi et al, ISCA’10]  Systematic study of uarch, circuits, and DVFS The space of (energy) efficient uarchs is small! 2-issue in-order 2-issue ooo

  4. Still Lots of Untapped Efficiency [Hameed et al, ISCA’10]  Study of programmable cores Vs ASIC for H.264 1000 Data parallelism is a big improvement; embrace it… Performance Energy Savings 100 Simply scaling #, type, and details of cores is not enough… Need to rethink instruction & data fetch to reach ASIC efficiencies. Can we maintain programmability? 10 1 4 cores + ILP + SIMD + custom inst ASIC

  5. We Can even Help with Admahl’s Law [Sanchez et al, ASPLOS’10]  ISA+uArch support for scheduling fine-grain tasks 5x faster than SW scheduling What are the basic ISA+uarch primitives for parallelism? Keeping HW simple is cheaper and faster…  Using reg-to-reg messages that trigger user-level exceptions  Every else is software (queues & scheduling algorithm) App Queues Stealing Starved 31x 26x

  6. So is Microarchitecture Dead? No, but it’s not the king either! Greek: δημοκρατία (origin) French: démocratie It’s a democracy with 3 government braches  Architecture ↔ Microarchitecture ↔ Design Lots of exciting opportunities ahead  If we work across all 3 of them

  7. Backup Slides  Differences from Steve  Intimidating technical issue #6  Differences from Yale  OMG, they killed Kenny  Sensitivity to panelists’ order  Who is Keyzer Soze  Uarch can stop the oil spill  Talking cat on Youtube  Live World Cup feed  The meaning of life

More Related