1 / 16

Realtidsbehandling

Realtidsbehandling. Cyclone FPGA. Blackfin DSP. Omnivision 9630. Kameran Signaler USB2.0 SCCB. Signaler. SCCB. Serial Camera Control Bus. Kontakter. V1.0 V1.1 V1.2. V1.0 och V1.1. V1.2. Cyclone. Utvecklingskortet Implementations-typer User pins Klockor Komma igång problem

margie
Download Presentation

Realtidsbehandling

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Realtidsbehandling Cyclone FPGA Blackfin DSP

  2. Omnivision 9630 • Kameran • Signaler • USB2.0 • SCCB

  3. Signaler

  4. SCCB • Serial Camera Control Bus

  5. Kontakter • V1.0 • V1.1 • V1.2

  6. V1.0 och V1.1

  7. V1.2

  8. Cyclone • Utvecklingskortet • Implementations-typer • User pins • Klockor • Komma igång problem • Realtidshantering

  9. Quartus II • Allmänt • Assignments • Kompilering

  10. VHDL kod • Insignaler • Filter • Utsignaler • Timing

  11. Filterkärnan FILTER: Process(Data2) is Type Data Is Array (0 To 6) of Integer Range -128 To 127; Variable w : Data; Variable s : Integer Range -8192 To 8191; Begin w := To_Integer(Data2) & w(0 To 5); s := 0; For l In b'Range Loop s := s + b(l)*w(l); End Loop; s :=s/32; pclk <= pclk + 1; If s > 127 Then Data1 <= "00111111"; Elsif s < -128 Then Data1 <= "10000000"; Else Data1 <= To_Signed(s,8); End If; End Process;

  12. DSP • Vad är en DSP? • Vad innehåller en DSP?

  13. Blackfin DSP • Allmänt • Utvecklingskortet • Testade program • VisualDSP++

  14. FIR filter • Allmänt • 1D FIR • 2D FIR • FIR i FPGA

  15. Slutsats • Slutsats av arbetet

  16. Tack för oss Victor Folkebrant Daniel Åberg Jimmy Planting-Bergloo Johan Westergren Henrik Johansson Henrik Tengstedt Christian Buchmann

More Related