1 / 16

Interface Design PCB Design Tips

Interface Design PCB Design Tips. Omid Fatemi. Outline. IC Technology. TTL NMOS CMOS BiCMOS. IC Fan-Out. Fan-out (low) = . Example. Capacitance Derating. Capacitance of IC pins (5 to 7 pF) I = CVF Each 50 – 100 pF capacitor extra 3 ns delay. Example. Ground Bounce.

mavis
Download Presentation

Interface Design PCB Design Tips

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Interface DesignPCB Design Tips Omid Fatemi

  2. Outline

  3. IC Technology • TTL • NMOS • CMOSBiCMOS

  4. IC Fan-Out • Fan-out (low) =

  5. Example

  6. Capacitance Derating • Capacitance of IC pins (5 to 7 pF) • I = CVF • Each 50 – 100 pF capacitor • extra 3 ns delay

  7. Example

  8. Ground Bounce

  9. Transient Current • I = C (dV/dt) • Change in V  peak in I • Decoupling capacitormake less change in V • .01 - .1 microF between Vcc and Gnd

  10. Cross-talk • More distance • Shorter • Ground lines between traces

  11. Transmission Line Ringing

  12. FIT and MTBF

  13. High Speed Design • Between CPU and Cache • Short cycle and access time required •  zero wait state • Timing analysis required • Assume: CPU 60MHz, access time: 10ns

  14. Timing Diagram

  15. Timing Analysis • tflight = tclock skew + tpropagation delay + trise time • Clock skew: • Difference in rising and falling edge of clock cycle for different components • Propagation delay • RC analysis • Transmission line analysis • Rise time • Speed of component driving the line • External capacitive loading should be considered

  16. Problems • 4, 5, 21, 37 • 40, 42

More Related