1 / 20

LEON SPARC PROCESSOR

LEON SPARC PROCESSOR. CHATELAIN Charly Oral Presentation For B2 Level. Presentation Outline. The development of LEON1, LEON2 & LEON3 LEON3 and GRLIB overview Fault Injection. What is LEON ?. LEON is a 32-bit SPARC processor, implemented as a synthesisable VHDL model.

Download Presentation

LEON SPARC PROCESSOR

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. LEON SPARC PROCESSOR CHATELAIN Charly Oral Presentation For B2 Level

  2. Presentation Outline The development of LEON1, LEON2 & LEON3 LEON3 and GRLIB overview Fault Injection CHATELAIN Charly – Master 2 ISTRe English

  3. What is LEON ? • LEON is a 32-bit SPARC processor, implemented as a synthesisable VHDL model. • LEON was primarily developed for critical space applications, funded by the European Space Agency (ESA) • The LEON VHDL model was released in open-source to improve test coverage and adoption of SPARC ISA • Three processor versions have so far been developed: LEON1, LEON2 and LEON3. • Today, the LEON3 processor is part of a larger IP core library called GRLIB, making up a versatile SOC platform for both FPGA and ASIC. CHATELAIN Charly – Master 2 ISTRe English

  4. LEON1 Demonstrator • First LEON design • 5-stage pipeline • 2 x 4 Kbyte caches • Meiko FPU • Custom on-chip bus • PROM/SRAM control. • Full FT logic • 30 mm2, 100 Kgates • 50 MHz, 0.5 W CHATELAIN Charly – Master 2 ISTRe English

  5. LEON2 – first flight part LEON1FT 5-stage pipeline with HW MUL/DIV Multi-way caches with LRU On-chip AMBA bus for modularity 32-bit PC133 SDRAM controller with EDAC 32-bit full PCI interface with DMA On-chip debug support unit (DSU) Maintained FT logic Targeted for 100 MHz on 0.18 um processes 120% performance improvement over LEON1 CHATELAIN Charly – Master 2 ISTRe English

  6. LEON2 block diagram and layout CHATELAIN Charly – Master 2 ISTRe English

  7. GRLIB • LEON2 was designed for a single function (processor), but was increasingly being used as SOC platform. A more efficient • SOC platform was needed to minimize design work. • Design goals for GRLIB IP library • Portability • CAD tool independence • Coherent IP interfaces • Uniform method for HW & SW debug • Rich functionality • Processor with MP support CHATELAIN Charly – Master 2 ISTRe English

  8. GRLIB Open-Source Cores • LEON3 32-bit SPARC V8 Processor • AMBA AHB Controller/Arbiter & AHB/APB Bridge • PROM, SRAM, SDRAM, DDR controllers • 10/100 Mbit Ethernet MAC • 32-bit PCI Bridge with optional DMA and FIFO • CAN-2.0 with FIFO • UART, Timers, Interrupt controller, GPIO, CLK/RST gen. • JTAG/TAP controllers • SVGA frame buffer • IDE interface for disks and CF CHATELAIN Charly – Master 2 ISTRe English

  9. GRLIB Commercial Cores • Fully pipelined IEEE-754 FPU (singe/double) • Low-area single-issue IEEE-754 FPU (singe/double) • AHB/AHB bridge with prefetch and FIFO • USB-2.0 device controller with DMA • 1G Ethernet MAC with UDP/TCP off-loading • Fault-Tolerant LEON3FT for Military and Space app. • Memory controllers with ECC (BCH & Reed-Solomon) • MIL-STD-1553 BC/RT/BM interfaces with DMA • Space wire 200 Mbit/s serial link with DMA • Only commercially available (free netlists for evaluation) CHATELAIN Charly – Master 2 ISTRe English

  10. LEON3/GRLIB CHATELAIN Charly – Master 2 ISTRe English

  11. LEON3 SPARC V8 Processor • 7-stage pipeline, multi-processor support • Separate multi-way caches with LRU/LRR/RND • Highly configurable: • Way size 1-256 Kbyte, 1-4 ways, LRU/LRR/Random • Hardware MUL/DIV/MAC options, FPU, MMU, Co-Proc. • Pipeline optimization for specific target technologies • On-chip debug support unit with trace buffer • 250/400 MHz on 0.18/0.13 um, 250/400 MIPS, 25 Kgates • 125 MHz on Virtex2pro FPGA, 3500 LUT • Fault-tolerance by design for space applications CHATELAIN Charly – Master 2 ISTRe English

  12. What is Fault Injection ? • The technique of fault injection dates back to the 1970s • When it was first used to induce faults at a hardware level • This type of fault injection is called Hardware Implemented Fault Injection (HWIFI) and attempts to simulate hardware failures within a system. • The first experiments in hardware fault injection involved nothing more than shorting connections on circuit boards and observing the effect on the system (bridging faults). • It was used primarily as a test of the dependability of the hardware system. • Later specialised hardware was developed to extend this technique, such as devices to bombard specific areas of a circuit board with heavy radiation. • It was soon found that faults could be induced by software techniques and that aspects of this technique could be useful for assessing software systems CHATELAIN Charly – Master 2 ISTRe English

  13. What is SER ? Soft error rate (SER) is the rate at which a device or system encounters or is predicted to encounter soft errors. It is typically expressed as either number of failures-in-time (FIT), or mean-time-between-failures (MTBF). The unit adopted for quantifying failures in time is called FIT, equivalent to 1 error per billion hours of device operation. MTBF is usually given in years of device operation. CHATELAIN Charly – Master 2 ISTRe English

  14. What is SET ? A Single Event Transient (SET) occurs when an ionizing particle hits a sensitive knot of combinatory logic A SET does not always procreate an error. CHATELAIN Charly – Master 2 ISTRe English

  15. What is SEU ? • A Single Event Upset (SEU) occurs when an ionizing particle hits a sensitive knot of a cell memory and entrained the swing of the memorized logical value • Elements sensitive to SEU are all elements volatile memories of a system: • Flip-flops • Latches registers • RAM (SRAM, DRAM). • Two main types of faults : • stuck-at faults • asynchronous bit-flips CHATELAIN Charly – Master 2 ISTRe English

  16. LEON1FT Radiation test board • Radiation test board • Dual LEON1FT in master/checker m. • SEU proof with FT CHATELAIN Charly – Master 2 ISTRe English

  17. LEON2FT Radiation test board Atmel LEON2-FT, AT697 ASIC Compact PCI Board CHATELAIN Charly – Master 2 ISTRe English

  18. LEON3FT Radiation test board LEON3-FT-RTAX CHATELAIN Charly – Master 2 ISTRe English

  19. Conclusion • Fault injection allows to make out a will simulating circuit of disabled entries or stressful environment. • They can so change circuit to make it more robust in stressful environment. • The processor LEON FT are very practical to make this. • Other processor exists on the market : • UltraSPARC T1 Processor of Sun Microsystems CHATELAIN Charly – Master 2 ISTRe English

  20. Thank you very much for you attention CHATELAIN Charly – Master 2 ISTRe English

More Related