200 likes | 355 Views
Final Presentation. Encryption infrastructure on-key. Written by: Elkin Aleksey Savi Esacov Advisor: Idan Shmuel Winter 2013/14. Background. Now there are a lot of data encryption systems based on hardware
E N D
Final Presentation Encryption infrastructure on-key Written by: Elkin Aleksey Savi Esacov Advisor: Idan Shmuel Winter 2013/14
Background • Now there are a lot of data encryption systems based on hardware • These systems encryption mechanism and control system loose, so there is a dependence and lack of flexibility in the system • Separation of encryption mechanism and the control system will increase the system flexibility • Allow to change the encryption mechanism according to the needs • Allow to make verification separate for each component • Allow to work on control system and encryption mechanism in same time • Now the lab are realizing the encryption and decryption mechanism, which is implanted into the shell we must build
Project purposes • Design universal infrastructure for encryption/decryption system using FPGA • Creation GUI • Design control system for tracking data from PC to a SD card and back through encrypts / decrypts • Learning and experience in a variety of areas : • RealTime controlling system • FPGA • Programming
Milestone goals • Planning and creating an interface between the DE2 Board and SD card • Planning and creating an interface between the DE2 Board and PC • Planning and creating GUI • Integration between parts of the system
Instruments • Hardware • DE2 Board • NIOS II core • DLP • SD card • Software • Quartus II 13.0 • Qsys • Eclipse – Software control system • Active-HDL – Hardware simulation • Matlab - GUI Hardware synthesis
Architecture – High Level NIOS II software controller Controller hardware AVALON BUS SD card DLP Encryption Decryption (optional) GUI Sending data to encrypt Or decryption request PC
GUI for converting files • Converting text file from regular form in .dat file and back
Block diagram STOP and WAIT protocol(40 kB/s) DLP Nios II/e CTRL FIFO-NIOS HARDWARE FIFO IN 8 bits (char)× 8192 SD Card CTRL NIOS-SD CARD SOFTWARE USB protocol(1 MB/s) STOP and WAIT protocol(40 kB/s) CTRL PC(DLB)-FIFO HARDWARE DE BOARD CTRL FIFO-NIOS HARDWARE FIFO OUT 8 bits (char)× 8192 PC
NIOS II Core • Using Level 1 debugger is essential for Eclipse • Nios II/e Core – enough for our needs
Top Level FIFO OUT NIOS-SD CARD FIFO IN DLP-FIFO controller FIFO-NIOS controller
Top Level Compilation result • When Total memory bits exceed 85% Quartusunable to do Place & Route procedure
Results • Maximum possible data file size : 8kb(dictated by the FIFO size) • System speed: 40 kb/s (dictated by the NIOS-SD card interface)
Software verification • Software controller (NIOS-SD card) verification done by using Eclipse console and inspection
Hardware verification • Hardware controller (DLP-FIFO and FIFO-NIOS) verification by simulation using Active-HDL 9.1
Bugs and Notes • NIOS II software tools – Eclipse require simple example to begin to wok • Require Altera package for NIOS-SD card interface • Using custom data transmitter from FPGA to NIOS-SD card for calculation maximum system speed
Summary and Conclusions • The most of the goals were achieved project • Using software make system work slowly • NIOS-SD card interface via software decrease system speed • Our project allow to compare hardware and software development and implementation • Hardware harder to develop but it faster and easier for debugging
Future development recommendation • Advancing GUI • Better interface for the novice user • Real Time file system • Using RS422 instead DLP • Speed improvement • Exchange software controller to hardware controller