1 / 19

A 4 bit Serial to Parallel Converter

A 4 bit Serial to Parallel Converter. Jason Baechler Benjamin Liu Forozan Amely Trang Nguyen. Introduction. Our project is to design a 4 bit serial to parallel data stream converter. Project Specification. 25Mhz Clock 50% clock duty cycle Power is less than 500 mW Vth = 2.5 V

yori
Download Presentation

A 4 bit Serial to Parallel Converter

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A 4 bit Serial to Parallel Converter Jason Baechler Benjamin Liu Forozan Amely Trang Nguyen

  2. Introduction • Our project is to design a 4 bit serial to parallel data stream converter

  3. Project Specification • 25Mhz Clock • 50% clock duty cycle • Power is less than 500 mW • Vth = 2.5 V • Output Buffer drives 10pF load • Area is less than 40 mm^2

  4. Schmitt Trigger • Reduces the noise at the input • Wnf = 8 um • Wpf = 225 um

  5. Schmitt Trigger

  6. Schmitt Trigger

  7. Schmitt Trigger

  8. Clock • to take a serial stream at 25Mhz: - clock period = 40ns - for minimizing the skew, a fat bus was used for clock - Pick up 1/10 of the clk period for the Tf and Tr for 4ns

  9. Counter Waveform

  10. DFF Schematic

  11. DFF Layout

  12. DFF Waveform

  13. Shift Register Schematic

  14. Shift Register Layout

  15. Shift Register Waveform

  16. Buffer Schematic

  17. Buffer Test Bench

  18. Buffer Layout

  19. Buffer Waveform

More Related