1 / 10

AFTER ASIC status: ASIC architecture Status of prototype FE Preparation for test beam

AFTER ASIC status: ASIC architecture Status of prototype FE Preparation for test beam. AFTER ASIC architecture. 76 channels/chip AMS CMOS 0.35 µm technology. Operation: analog ring buffer 511 cells trigger =>Delay => Stop programmable Depth T delay = T depth – T trigger latency.

brad
Download Presentation

AFTER ASIC status: ASIC architecture Status of prototype FE Preparation for test beam

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. AFTER ASIC status: ASIC architecture Status of prototype FE Preparation for test beam

  2. AFTER ASIC architecture 76 channels/chip AMS CMOS 0.35µm technology • Operation: • analog ring buffer 511 cells • trigger =>Delay => Stop • programmable Depth • Tdelay = Tdepth – Ttriggerlatency

  3. Signal shape Expected noise 500 e- Sampling clock 10-50 MHz ReadOut clock 20-40 MHz

  4. Package and pin assignments

  5. P_AFTER module 1 P_AFTER module = 64 TPC channels FE module assembled in January

  6. Current Readout scheme • ADC • Transition card • P_AFTER module • 4 P_AFTER/ADC

  7. FE prototype status • Hardware (ADC, Transition card, P_AFTER) – READY • Firmware: • Access to configuration registers - READY • ReadOut control sequence – READY • Write Mode • Trigger • Delay for 1 - 511 clock cycles • Stop Write/Start Read • Read column wise for 1 – 511 columnes • Back to Write Mode • Read unsparsified Data – Being Developed • Zero suppression – next step

  8. Preparation for test beam • ADC cards are in production – delivery in March • Complete Firmware • Readout of unsparsified DATA – by end of February • Zero suppression - June • Characterise AFTER chip performance - ? • Bug fix and production of 16 P_AFTER modules(1024 channels) – April

  9. 2 Readout arrangements 1 ADC card => 1024 TPC channels

  10. AFTER chip availability • Saclay submitted production in January • 150 chips are booked • Price - ?

More Related