1 / 25

204222 Digital System Design

204222 Digital System Design. Pradondet Nilagupta Department of Computer Engineering. Course Information. Class webpage: www.cpe.ku.ac.th/~pom/courses/204222/204222.html. Discussion Sections. You must signup for and attend one discussion section.

sylvia-ware
Download Presentation

204222 Digital System Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. 204222 Digital System Design Pradondet Nilagupta Department of Computer Engineering

  2. Course Information • Class webpage: • www.cpe.ku.ac.th/~pom/courses/204222/204222.html

  3. Discussion Sections • You must signup for and attend one discussion section. • Supplemental material given here to help with homework and labs. • Written assignments will be returned in your discussion section. • Sections start Friday.

  4. Course Description • Boolean algebra – theory for digital design. • Overview of implementation technology. • Combinational logic design. • Number representations and arithmetic. • Sequential logic design – sync and async. • VHDL and CAD tools utilized throughout.

  5. Textbook • Fundamental of Digital Logic with VHDL Design 2nd – by Brown and Vranesic, 2005.

  6. Late Homework/Cheating • No late homework/labs/projects will be accepted. • Cheating will be not be tolerated and it will be strongly dealt with. This includes: • Passing off someone else’s hardware as yours. • Copying someone else’s VHDL code. • Copying someone’s homework/exam answers. • etc.

  7. Lab Kits • Many labs will use lab kits. • These include numerous chips, boards, wires, and design tools. • Distributed during first discussion section.

  8. Grading Policy • Homework and Projects – 20 percent • Midterms – 40 percent • Final – 40 percent

  9. Chip Complexity • 1963: transistor size = 50m 4 km MEB 1mm Ft. Douglas

  10. Chip Complexity • 1975: transistor size = 10m 100 km 5mm Salt Lake Provo

  11. Chip Complexity • 1985: transistor size = 2m 10mm 1000 km NV UT

  12. Chip Complexity • 1995: transistor size = 0.4m 15mm 7500 km North America

  13. SIA Roadmap

  14. Figure 1.1 A silicon wafer

  15. Standard Chips • Realize common logic functions. • Usually less than 100 transistors. • Many common ones found in your lab kits. • You will use them in a couple of labs. • Not used much today as they occupy too much space on printed circuit boards (PCB).

  16. Programmable Logic Devices • They can realize much more complicated logic circuits than a standard chip. • Often reprogrammable. • Field-programmable gate arrays (FPGA) will soon use more than 100 million xtors. • Widely used today. • You will use in one lab and your project.

  17. Group of 8 logic cells Memory block Interconnection wires Figure 1.2 A field-programmable gate array chip

  18. Custom-designed Chips • PLDs are not very efficient so they may not meet performance or cost objectives. • May need to design a custom or semi-custom chip (also known as an ASIC). • Advantage: optimized for given task. • Disadvantage: more complex design and manufacturing process. • Custom VLSI design taught in CS/EE 5710.

  19. Required product Design specifications Initial design Simulation Redesign No Design correct? Yes Prototype implementation Make corrections Yes Testing Minor errors? No No Meets specifications? Yes Finished product Figure 1.3 The development process

  20. Design concept Initial design Simulation Redesign No Design correct? Yes Successful design Figure 1.4 The basic design loop

  21. Figure 1.5 A printed circuit board

  22. Design concept A Partition B Design one block Design one block C Design interconnection between blocks Functional simulation of complete system No Correct? D Yes Physical mapping Timing simulation No Correct? Yes Implementation Figure 1.6 Design flow for logic circuits

  23. Implementation Build prototype Testing Modify prototype Yes No Correct? Minor errors? No Yes Finished PCB Go to A, B, C, or D in Figure 1.6 Figure 1.7 Completion of PCB development

  24. Theory and Practice • Numerous CAD tools available for design. • Why study the theory and not just the tools? • Designer must provide good specification. • This theory is utilized in these tools, and it helps you understand what the tools do. • Designer must understand the effects of optional processing steps. • It is intellectually challenging.

More Related