'Core n shared bus' presentation slideshows

Modeling shared cache and bus in multi-core platforms for timing analysis

Modeling shared cache and bus in multi-core platforms for timing analysis. Sudipta Chattopadhyay Abhik Roychoudhury Tulika Mitra. Timing analysis (basics). Hard real time systems need to meet certain deadline System level or schedulability analysis

536 views • 37 slides