1 / 24

Topics

Topics. Basic fabrication steps. Transistor structures. Basic transistor behavior. Latch up. Our technology. We will study a generic 180 nm technology. Assume 1.2V supply voltage. Parameters are typical values.

yakov
Download Presentation

Topics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Topics • Basic fabrication steps. • Transistor structures. • Basic transistor behavior. • Latch up.

  2. Our technology • We will study a generic 180 nm technology. • Assume 1.2V supply voltage. • Parameters are typical values. • Parameter sets/Spice models are often available for 180 nm, harder to find for 90 nm.

  3. Fabrication services • Educational services: • U.S.: MOSIS • EC: EuroPractice • Taiwan: CIC • Japan: VDEC • Foundry = fabrication line for hire. • Foundries are major source of fab capacity today.

  4. Fabrication processes • IC built on silicon substrate: • some structures diffused into substrate; • other structures built on top of substrate. • Substrate regions are doped with n-type and p-type impurities. (n+ = heavily doped) • Wires made of polycrystalline silicon (poly), multiple layers of aluminum (metal). • Silicon dioxide (SiO2) is insulator.

  5. transistor via Simple cross section SiO2 metal3 metal2 metal1 poly substrate n+ n+ p+ substrate

  6. Photolithography Mask patterns are put on wafer using photo-sensitive material:

  7. Process steps First place tubs to provide properly-doped substrate for n-type, p-type transistors: p-tub p-tub substrate

  8. Process steps, cont’d. Pattern polysilicon before diffusion regions: gate oxide poly poly p-tub p-tub

  9. Process steps, cont’d Add diffusions, performing self-masking: poly poly p-tub n+ n+ p-tub p+ p+

  10. Process steps, cont’d Start adding metal layers: metal 1 metal 1 vias poly poly p-tub n+ n+ p-tub p+ p+

  11. Transistor structure n-type transistor:

  12. 0.25 micron transistor (Bell Labs) gate oxide silicide source/drain poly

  13. Transistor layout n-type (tubs may vary): L w

  14. Drain current characteristics

  15. Drain current • Linear region (Vds < Vgs - Vt): • Id = k’ (W/L)(Vgs - Vt)(Vds - 0.5Vds2) • Saturation region (Vds >= Vgs - Vt): • Id = 0.5k’ (W/L)(Vgs - Vt) 2

  16. 180 nm transconductances Typical values: • n-type: • kn’ = 170 A/V2 • Vtn = 0.5 V • p-type: • kp’ = 30 A/V2 • Vtp = -0.5 V

  17. Current through a transistor Use 180 nm parameters. Let W/L = 3/2. Measure at boundary between linear and saturation regions. • Vgs = 0.7V: Id = 0.5k’(W/L)(Vgs-Vt)2= 5.3 A • Vgs = 1.2V: Id = 62 A

  18. Basic transistor parasitics • Gate to substrate, also gate to source/drain. • Source/drain capacitance, resistance.

  19. Basic transistor parasitics, cont’d • Gate capacitance Cg. Determined by active area. • Source/drain overlap capacitances Cgs, Cgd. Determined by source/gate and drain/gate overlaps. Independent of transistor L. • Cgs = Col W • Gate/bulk overlap capacitance.

  20. Latch-up • CMOS ICs have parastic silicon-controlled rectifiers (SCRs). • When powered up, SCRs can turn on, creating low-resistance path from power to ground. Current can destroy chip. • Early CMOS problem. Can be solved with proper circuit/layout structures.

  21. Parasitic SCR circuit I-V behavior

  22. Parasitic SCR structure

  23. Solution to latch-up Use tub ties to connect tub to power rail. Use enough to create low-voltage connection.

  24. Tub tie layout p+ metal (VDD) p-tub

More Related