1 / 11

NAND-gate Latch

NAND-gate Latch. Summary. NAND-gate Latch. The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and when they don't. NAND-gate Latch.

nara
Download Presentation

NAND-gate Latch

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. NAND-gate Latch

  2. Summary

  3. NAND-gate Latch The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and when they don't.

  4. NAND-gate Latch • The concept of a "latch" circuit is important to creating memory devices. The function of such a circuit is to "latch" the value created by the input signal to the device and hold that value until some other signal changes it.

  5. Applications Switch Debouncing

  6. Example 5-1

  7. Review Questions • What is the normal resting State of the and

  8. NOR Latches

  9. NOR Latches • The time sequence at right shows the conditions under which the set and reset inputs cause a state change, and when they don't.

  10. NOR Latches • The concept of a "latch" circuit is important to creating memory devices. The function of such a circuit is to "latch" the value created by the input signal to the device and hold that value until some other signal changes it.

More Related